library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 
entity Register_8bit is
    Port ( 
        Clock : in STD_LOGIC;
        Reset : in STD_LOGIC;
        Data_in : in STD_LOGIC_VECTOR (7 downto 0);
        Data_out : out STD_LOGIC_VECTOR (7 downto 0)
    );
end Register_8bit;
 
architecture Behavioral of Register_8bit is
begin
    process(Clock, Reset)
    begin
        if Reset = '1' then
            Data_out <= "00000000";
        elsif rising_edge(Clock) then
            Data_out <= Data_in;
        end if;
    end process;
end Behavioral;

bGlicmFyeSBJRUVFOwp1c2UgSUVFRS5TVERfTE9HSUNfMTE2NC5BTEw7CnVzZSBJRUVFLlNURF9MT0dJQ19BUklUSC5BTEw7CnVzZSBJRUVFLlNURF9MT0dJQ19VTlNJR05FRC5BTEw7CgplbnRpdHkgUmVnaXN0ZXJfOGJpdCBpcwogICAgUG9ydCAoIAogICAgICAgIENsb2NrIDogaW4gU1REX0xPR0lDOwogICAgICAgIFJlc2V0IDogaW4gU1REX0xPR0lDOwogICAgICAgIERhdGFfaW4gOiBpbiBTVERfTE9HSUNfVkVDVE9SICg3IGRvd250byAwKTsKICAgICAgICBEYXRhX291dCA6IG91dCBTVERfTE9HSUNfVkVDVE9SICg3IGRvd250byAwKQogICAgKTsKZW5kIFJlZ2lzdGVyXzhiaXQ7CgphcmNoaXRlY3R1cmUgQmVoYXZpb3JhbCBvZiBSZWdpc3Rlcl84Yml0IGlzCmJlZ2luCiAgICBwcm9jZXNzKENsb2NrLCBSZXNldCkKICAgIGJlZ2luCiAgICAgICAgaWYgUmVzZXQgPSAnMScgdGhlbgogICAgICAgICAgICBEYXRhX291dCA8PSAiMDAwMDAwMDAiOwogICAgICAgIGVsc2lmIHJpc2luZ19lZGdlKENsb2NrKSB0aGVuCiAgICAgICAgICAgIERhdGFfb3V0IDw9IERhdGFfaW47CiAgICAgICAgZW5kIGlmOwogICAgZW5kIHByb2Nlc3M7CmVuZCBCZWhhdmlvcmFsOw==